Aviral Shrivastava
Citado por
Citado por
Power-efficient system design
PR Panda, BVN Silpa, A Shrivastava, K Gummidipudi
Springer Science & Business Media, 2010
EPIMap: Using epimorphism to map applications on CGRAs
M Hamzeh, A Shrivastava, S Vrudhula
Proceedings of the 49th Annual Design Automation Conference, 1284-1291, 2012
REGIMap: Register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)
M Hamzeh, A Shrivastava, S Vrudhula
Proceedings of the 50th Annual Design Automation Conference, 1-10, 2013
Mitigating soft error failures for multimedia applications by selective data protection
K Lee, A Shrivastava, I Issenin, N Dutt, N Venkatasubramanian
Proceedings of the 2006 international conference on Compilers, architecture …, 2006
Quantitative analysis of control flow checking mechanisms for soft errors
A Shrivastava, A Rhisheekesan, R Jeyapaul, CJ Wu
Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014
nZDC: A compiler technique for near zero silent data corruption
M Didehban, A Shrivastava
2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2016
SPKM: A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures
JW Yoon, A Shrivastava, S Park, M Ahn, R Jeyapaul, Y Paek
2008 Asia and south pacific design automation conference, 776-782, 2008
CuMAPz: A tool to analyze memory access patterns in CUDA
Y Kim, A Shrivastava
2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 128-133, 2011
An efficient compiler technique for code size reduction using reduced bit-width ISAs
A Halambi, A Shrivastava, P Biswas, N Dutt, A Nicolau
Proceedings 2002 Design, Automation and Test in Europe Conference and …, 2002
Compilation techniques for energy reduction in horizontally partitioned cache architectures
A Shrivastava, I Issenin, N Dutt
Proceedings of the 2005 international conference on Compilers, architectures …, 2005
Heap data management for limited local memory (llm) multi-core processors
K Bai, A Shrivastava
2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign …, 2010
A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures
JW Yoon, A Shrivastava, S Park, M Ahn, Y Paek
IEEE transactions on very large scale integration (VLSI) systems 17 (11 …, 2009
Bypass aware instruction scheduling for register file power reduction
S Park, A Shrivastava, N Dutt, A Nicolau, Y Paek, E Earlie
ACM Sigplan Notices 41 (7), 173-181, 2006
Exploiting residue number system for power-efficient digital signal processing in embedded processors
R Chokshi, KS Berezowski, A Shrivastava, SJ Piestrak
Proceedings of the 2009 international conference on Compilers, architecture …, 2009
A predictable and command-level priority-based DRAM controller for mixed-criticality systems
H Kim, D Broman, E Lee, M Zimmer, A Shrivastava, J Oh
Real-Time and Embedded Technology and Applications Symposium (RTAS), 2015 …, 2015
A software solution for dynamic stack management on scratch pad memory
A Kannan, A Shrivastava, A Pabalkar, J Lee
2009 Asia and South Pacific Design Automation Conference, 612-617, 2009
SDRM: Simultaneous determination of regions and function-to-region mapping for scratchpad memories
A Pabalkar, A Shrivastava, A Kannan, J Lee
International Conference on High-Performance Computing, 569-582, 2008
Ssdm: Smart stack data management for software managed multicores (SMMS)
J Lu, K Bai, A Shrivastava
Proceedings of the 50th Annual Design Automation Conference, 1-8, 2013
Dynamic code mapping for limited local memory systems
S chul Jung, A Shrivastava, K Bai
ASAP 2010-21st IEEE International Conference on Application-specific Systems …, 2010
A compiler optimization to reduce soft errors in register files
J Lee, A Shrivastava
ACM Sigplan Notices 44 (7), 41-49, 2009
O sistema não pode executar a operação agora. Tente novamente mais tarde.
Artigos 1–20