Roger Porto
Roger Porto
IFSUL - Instituto Federal de Educação, Ciência e Tecnologia Sul-rio-grandense
E-mail confirmado em ifsul.edu.br
Título
Citado por
Citado por
Ano
High throughput multitransform and multiparallelism IP for H. 264/AVC video compression standard
L Agostini, R Porto, J Guntzel, IS Silva, S Bampi
2006 IEEE International Symposium on Circuits and Systems, 4 pp.-5422, 2006
272006
Design and FPGA prototyping of a H. 264/AVC main profile decoder for HDTV
LV Agostini, AP Azevedo Filho, WT Staehler, VS Rosa, B Zatt, ACM Pinto, ...
Journal of the Brazilian Computer Society 13 (1), 25-36, 2007
232007
A FPGA based design of a multiplierless and fully pipelined JPEG compressor
LV Agostini, RC Porto, S Bampi, IS Silva
8th Euromicro Conference on Digital System Design (DSD'05), 210-213, 2005
202005
High throughput FPGA based architecture for H. 264/AVC inverse transforms and quantization
L Agostini, M Porto, JL Guntzel, R Porto, S Bampi
2006 49th IEEE International Midwest Symposium on Circuits and Systems 1 …, 2006
162006
Hardware design of the H. 264/AVC variable block size motion estimation for real-time 1080HD video encoding
R Porto, L Agostini, S Bampi
2009 IEEE Computer Society Annual Symposium on VLSI, 115-120, 2009
142009
Design space exploration on the H. 264 4/spl times/4 Hadamard transform
MS Porto, TL Da Silva, REC Porto, LV Agostini, IV da Silva, S Bampi
2005 NORCHIP, 188-191, 2005
142005
Homogeneity and distortion-based intra mode decision architecture for H. 264/AVC
G Corrêa, C Diniz, S Bampi, D Palomino, R Porto, L Agostini
2010 17th IEEE International Conference on Electronics, Circuits and Systems …, 2010
122010
Project space exploration on the 2-D DCT architecture of a JPEG compressor directed to FPGA implementation
REC Porto, LV Agostini
Proceedings Design, Automation and Test in Europe Conference and Exhibition …, 2004
112004
Energy-efficient motion estimation with approximate arithmetic
R Porto, L Agostini, B Zatt, M Porto, N Roma, L Sousa
2017 IEEE 19th International Workshop on Multimedia Signal Processing (MMSP …, 2017
102017
High throughput architecture for H. 264/AVC forward transforms block
L Agostini, R Porto, S Bampi, L Rosa, J Güntzel, IS Silva
Proceedings of the 16th ACM Great Lakes symposium on VLSI, 320-323, 2006
92006
High throughput architecture for forward transforms module of H. 264/AVC video coding standard
R Porto, M Porto, S Bampi, L Agostini
2007 14th IEEE International Conference on Electronics, Circuits and Systems …, 2007
82007
FPGA prototyping strategy for a H. 264/AVC video decoder
VS Rosa, WT Staehler, A Azevedo, B Zatt, RE Porto, LV Agostini, S Bampi, ...
18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP'07 …, 2007
82007
Power-efficient approximate SAD architecture with LOA imprecise adders
R Porto, L Agostini, B Zatt, N Roma, M Porto
2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS), 65-68, 2019
52019
Desenvolvimento arquitetural para estimação de movimento de blocos de tamanhos variáveis segundo padrão H. 264/AVC de compressão de vídeo digital
REC Porto
42008
An integer 2-D DCT architecture for H. 264/AVC video coding standard
REC Porto, MS Porto, TL da Silva, LZP da Rosa, JLA Guntzel, LV Agostini
XX SIM-South Symposium on Microeletronics, 2005
42005
Experimentos com somadores rápidos para uso na DCT 2-D
R Porto, L Agostini
IX WORKSHOP IBERCHIP, 2004
22004
Optimized 16× 16 discrete cosine transform architecture for homogeneity-based H. 264/AVC intra mode decision
R Souza, L da Rosa, L Agostini, R Porto
2012 VIII Southern Conference on Programmable Logic, 1-6, 2012
12012
Hardware design for fast intermode decision and for residues generaton in a variable block size motion estimation compliant with the H. 264/AVC video coding standard
R Porto, S Bampi, L Agostini
2010 VI Southern Programmable Logic Conference (SPL), 183-186, 2010
12010
Forward and inverse 2-D DCT architectures targeting HDTV for H. 264/AVC video compression standard
L Agostini, R Porto, M Porto, T Silva, L Rosa, J Güntzel, I Silva, S Bampi
Latin American applied research 37 (1), 11-16, 2007
12007
Impactos do Uso de Diferentes Arquiteturas de Somadores em FPGAS ALTERA
MS Porto, AMC Silva, REC Porto, JLA Güntzel, LV Agostini
XI IBERCHIP Workshop, 2005
12005
O sistema não pode executar a operação agora. Tente novamente mais tarde.
Artigos 1–20