Girish Pahwa

Citado por

	Todos	Desde 2019
Citações	1594	1447
Índice h	19	19
Índice i10	30	29

320

160

240

2017201820192020202120222023202440 102 122 227 301 278 297 221

Acesso público

Ver todos

9 artigos

22 artigos

disponível

não disponível

Com base nas autorizações de financiamento

Coautores

Yogesh S. ChauhanFellow IEEE, FNAE, Professor-IIT KanpurE-mail confirmado em iitk.ac.in
Hussam AmrouchProfessor (W3) of AI Processor Design, Technical University of MunichE-mail confirmado em tum.de
chenming huUniversity of California, BerkeleyE-mail confirmado em eecs.berkeley.edu
Amit AgarwalProfessor, Indian Institute of Technology, Kanpur (India)E-mail confirmado em iitk.ac.in
Sayeef SalahuddinTSMC Distinguished Professor of EECS, University of California, BerkeleyE-mail confirmado em berkeley.edu
Tapas DuttaUniversity of GlasgowE-mail confirmado em glasgow.ac.uk
Amol GaidhaneMTS, GlobalFoundries || Post-Doc, Arizona State University || Ph.D., IIT KanpurE-mail confirmado em globalfoundries.com
Jörg HenkelProfessor of Computer Science, Karlsruhe Institute of TechnologyE-mail confirmado em kit.edu
Amit VermaDepartment of Electrical Engineering, Indian Institute of Technology KanpurE-mail confirmado em iitk.ac.in
Avirup DasguptaIndian Institute of Technology RoorkeeE-mail confirmado em ece.iitr.ac.in
SHIVENDRA SINGH PARIHARResearch Scholar, Indian Institute of Technology KanpurE-mail confirmado em iitk.ac.in
Aniket GuptaUniversity of Notredame (Intern: KIT | IIT Roorkee | Daad Scholar, BTech: NIT Uttarakhand)E-mail confirmado em nd.edu
Florian KlemmeSiemens EDAE-mail confirmado em siemens.com
Chien-Ting TungUniversity of California, BerkeleyE-mail confirmado em berkeley.edu
Sami SalaminPalestine Polytechnic UniversityE-mail confirmado em ppu.edu
Victor M. van SantenTechnical University of Munich (TUM)E-mail confirmado em tum.de
sourabh khandelwalUC BerkeleyE-mail confirmado em berkeley.edu
Garima GillPhD, IIT JodhpurE-mail confirmado em iitj.ac.in
Martin RappAI Research, Robert Bosch GmbHE-mail confirmado em de.bosch.com
Saurabh SinhaEngineer, AppleE-mail confirmado em apple.com

Seguir

Girish Pahwa

Assistant Professor, ICST, National Yang Ming Chiao Tung University

E-mail confirmado em nycu.edu.tw - Página inicial

Compact Modeling Negative Capacitance FET Cryogenic CMOS Ferroelectric Memories TFT


Título Ordenar por citações Ordenar por ano Ordenar por título	Citado por Citado por	Ano
Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance—Part II: Model validation G Pahwa, T Dutta, A Agarwal, S Khandelwal, S Salahuddin, C Hu, ... IEEE Transactions on Electron Devices 63 (12), 4986-4992, 2016	215	2016
Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance-Part I: Model Description G Pahwa, T Dutta, A Agarwal, S Khandelwal, S Salahuddin, C Hu, ... IEEE Transactions on Electron Devices 63 (12), 4981 - 4985, 2016	215	2016
Numerical Investigation of Short-Channel Effects in Negative Capacitance MFIS and MFMIS Transistors: Subthreshold Behavior G Pahwa, A Agarwal, YS Chauhan IEEE Transactions on Electron Devices 65 (11), 5130 - 5136, 2018	142	2018
Physical insights on negative capacitance transistors in nonhysteresis and hysteresis regimes: MFMIS versus MFIS structures G Pahwa, T Dutta, A Agarwal, YS Chauhan IEEE Transactions on Electron Devices 65 (3), 867-873, 2018	134	2018
Compact model for ferroelectric negative capacitance transistor with MFIS structure G Pahwa, T Dutta, A Agarwal, YS Chauhan IEEE Transactions on Electron Devices 64 (3), 1366-1374, 2017	113	2017
Performance evaluation of 7-nm node negative capacitance FinFET-based SRAM T Dutta, G Pahwa, AR Trivedi, S Sinha, A Agarwal, YS Chauhan IEEE Electron Device Letters 38 (8), 1161-1164, 2017	94	2017
Negative capacitance transistor to address the fundamental limitations in technology scaling: Processor performance H Amrouch, G Pahwa, AD Gaidhane, J Henkel, YS Chauhan IEEE Access 6, 52754-52765, 2018	84	2018
Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X ION using compact modeling approach G Pahwa, T Dutta, A Agarwal, YS Chauhan European Solid-State Circuits Conference, 49-54, 2016	80	2016
Compact modeling of drain current, charges, and capacitances in long-channel gate-all-around negative capacitance MFIS transistor AD Gaidhane, G Pahwa, A Verma, YS Chauhan IEEE Transactions on Electron Devices 65 (5), 2024-2032, 2018	73	2018
Compact modeling of temperature effects in FDSOI and FinFET devices down to cryogenic temperatures G Pahwa, P Kushwaha, A Dasgupta, S Salahuddin, C Hu IEEE Transactions on Electron Devices 68 (9), 4223-4230, 2021	62	2021
Impact of variability on processor performance in negative capacitance finfet technology H Amrouch, G Pahwa, AD Gaidhane, CK Dabhi, F Klemme, O Prakash, ... IEEE Transactions on Circuits and Systems I: Regular Papers 67 (9), 3127-3137, 2020	61	2020
Impact of process variations on negative capacitance FinFET devices and circuits T Dutta, G Pahwa, A Agarwal, YS Chauhan IEEE Electron Device Letters 39 (1), 147-150, 2017	54	2017
Numerical investigation of short-channel effects in negative capacitance MFIS and MFMIS transistors: Above-threshold behavior G Pahwa, A Agarwal, YS Chauhan IEEE Transactions on Electron Devices 66 (3), 1591-1598, 2019	48	2019
Impact of interface traps on negative capacitance transistor: Device and circuit reliability O Prakash, A Gupta, G Pahwa, J Henkel, YS Chauhan, H Amrouch IEEE Journal of the Electron Devices Society 8, 1193-1201, 2020	36	2020
Unveiling the impact of IR-drop on performance gain in NCFET-based processors H Amrouch, S Salamin, G Pahwa, AD Gaidhane, J Henkel, YS Chauhan IEEE Transactions on Electron Devices 66 (7), 3215-3223, 2019	30	2019
Performance, power and cooling trade-offs with NCFET-based many-cores M Rapp, S Salamin, H Amrouch, G Pahwa, Y Chauhan, J Henkel Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019	29	2019
Gate-induced drain leakage in negative capacitance FinFETs AD Gaidhane, G Pahwa, A Verma, YS Chauhan IEEE Transactions on Electron Devices 67 (3), 802-809, 2020	25	2020
Impact of self-heating on negative-capacitance finfet: Device-circuit interaction O Prakash, G Pahwa, CK Dabhi, YS Chauhan, H Amrouch IEEE Transactions on Electron Devices 68 (4), 1420-1424, 2021	23	2021
On the resiliency of NCFET circuits against voltage over-scaling G Paim, G Zervakis, G Pahwa, YS Chauhan, EAC da Costa, S Bampi, ... IEEE Transactions on Circuits and Systems I: Regular Papers 68 (4), 1481-1492, 2021	20	2021
A compact model of polycrystalline ferroelectric capacitor CT Tung, G Pahwa, S Salahuddin, C Hu IEEE Transactions on Electron Devices 68 (10), 5311-5314, 2021	19	2021

O sistema não pode executar a operação agora. Tente novamente mais tarde.

Artigos 1–20

Citações por ano

Citações duplicadas

Citações mescladas

Adicionar coautoresCoautores

Seguir

Citado por

Coautores