Jose Luis Guntzel
Jose Luis Guntzel
Full Professor at Federal University of Santa Catarina (UFSC), Brazil
E-mail confirmado em
Citado por
Citado por
High throughput multitransform and multiparallelism IP for H. 264/AVC video compression standard
L Agostini, R Porto, J Guntzel, IS Silva, S Bampi
2006 IEEE International Symposium on Circuits and Systems, 4 pp.-5422, 2006
A1CSA: An energy-efficient fast adder architecture for cell-based VLSI design
J Monteiro, JL Güntzel, L Agostini
2011 18th IEEE International Conference on Electronics, Circuits, and …, 2011
Timing-driven placement based on dynamic net-weighting for efficient slack histogram compression
C Guth, V Livramento, R Netto, R Fonseca, JL Güntzel, L Santos
Proceedings of the 2015 Symposium on International Symposium on Physical …, 2015
Fast and efficient lagrangian relaxation-based discrete gate sizing
VS Livramento, C Guth, JL Güntzel, MO Johann
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2013
High throughput FPGA based architecture for H. 264/AVC inverse transforms and quantization
L Agostini, M Porto, JL Guntzel, R Porto, S Bampi
2006 49th IEEE International Midwest Symposium on Circuits and Systems 1 …, 2006
A transistor sizing method applied to an automatic layout generation tool
C Santos, G Wilke, C Lazzari, R Reis, JL Guntzel
16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003 …, 2003
A hybrid technique for discrete gate sizing based on lagrangian relaxation
VS Livramento, C Guth, JL Güntzel, MO Johann
ACM Transactions on Design Automation of Electronic Systems (TODAES) 19 (4 …, 2014
A post-compiling approach that exploits code granularity in scratchpads to improve energy efficiency
DP Volpato, AKI Mendonca, LCV dos Santos, JL Güntzel
2010 IEEE Computer Society Annual Symposium on VLSI, 127-132, 2010
Energy-efficient SATD for beyond HEVC
I Seidel, AB Bräscher, JL Güntzel, L Agostini
2016 IEEE international symposium on circuits and systems (ISCAS), 802-805, 2016
A New Macro-cell Generation Strategy for three metal layer CMOS Technologies.
C Lazzari, CV Domingues, JLA Güntzel, RA da Luz Reis
VLSI-SOC, 193-197, 2003
Combining pel decimation with partial distortion elimination to increase SAD energy efficiency
I Seidel, AB Bräscher, JL Güntzel
2015 25th International Workshop on Power and Timing Modeling, Optimization …, 2015
Energy-efficient Hadamard-based SATD architectures
LH Cancellier, AB Bräscher, I Seidel, JL Güntzel
2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI), 1-6, 2014
Asynchronous circuits design: An architectural approach
M Renaudin, J Fragoso, J Guntzel, R Reis
Guntzel J. and Reis R. V Escola de Microeletrônica da SBC-Sul, Rio Grande …, 2003
High throughput architecture for H. 264/AVC forward transforms block
L Agostini, R Porto, S Bampi, L Rosa, J Güntzel, IS Silva
Proceedings of the 16th ACM Great Lakes symposium on VLSI, 320-323, 2006
Mapping data and code into scratchpads from relocatable binaries
AKI Mendonca, DP Volpato, JL Güntzel, LCV Santos
2009 IEEE Computer Society Annual Symposium on VLSI, 157-162, 2009
A high throughput configurable FFT processor for WLAN and WiMax protocols
R Netto, JL Güntzel
2012 VIII Southern Conference on Programmable Logic, 1-5, 2012
Soft error tolerant carry-select adders implemented into Altera FPGAs
E Mesquita, H Franck, L Agostini, JL Guntzel
2007 3rd Southern Conference on Programmable Logic, 199-202, 2007
A new transistor folding algorithm applied to an automatic full-custom layout generation tool
FB Bastian, C Lazzari, JL Guntzel, R Reis
International Workshop on Power and Timing Modeling, Optimization and …, 2004
Functional timing analysis of VLSI circuits containing complex gates
JLA Guntzel
An improved path enumeration method considering different fall and rise gate delays
JL Guntzel, ACM Pinto, F Moraes, R Reis
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No …, 1998
O sistema não pode executar a operação agora. Tente novamente mais tarde.
Artigos 1–20